LECTRONIC devices consume a large amount of energy globally, and this is projected to accelerate in the near future with greater societal connectivity and cloud storage. To meet power saving goals, both the DC leakage power (P DC ) and switching AC power (P AC ) consumption of future electronics must be lowered. Electronic materials play a central role for ultra-low power electronics. To lower the transistor's gate and source-drain leakage current, high-κ dielectric plus metal gate technologies and FinFET structures have been implemented in CMOS. The scaling of supply voltage (V DD ) is an effective way to lower P AC , where the transistor's current degradation can be compensated by using high mobility channel materials, such as p-channel Ge, and n-channel InGaAs; high-mobility metal-oxide semiconductors, or twodimensional (2D) materials. The ultimate V DD reduction is limited by the transistor's turn-on slope. One proposed solution is the Tunnel FET, where carriers are injected by band-toband-tunneling directly to the channel. Another method to reach <60 mV/dec turn-on slope is to integrate piezoelectric or ferroelectric materials into MOSFETs. These new electronic materials can also be used for ultra-low power memory application beyond existing DRAM thereby enabling technology for processor-in-memory and brain mimicking chips.
Foreword Special Issue on Advanced Technology for
Ultra-Low Power Electronic Devices E LECTRONIC devices consume a large amount of energy globally, and this is projected to accelerate in the near future with greater societal connectivity and cloud storage. To meet power saving goals, both the DC leakage power (P DC ) and switching AC power (P AC ) consumption of future electronics must be lowered. Electronic materials play a central role for ultra-low power electronics. To lower the transistor's gate and source-drain leakage current, high-κ dielectric plus metal gate technologies and FinFET structures have been implemented in CMOS. The scaling of supply voltage (V DD ) is an effective way to lower P AC , where the transistor's current degradation can be compensated by using high mobility channel materials, such as p-channel Ge, and n-channel InGaAs; high-mobility metal-oxide semiconductors, or twodimensional (2D) materials. The ultimate V DD reduction is limited by the transistor's turn-on slope. One proposed solution is the Tunnel FET, where carriers are injected by band-toband-tunneling directly to the channel. Another method to reach <60 mV/dec turn-on slope is to integrate piezoelectric or ferroelectric materials into MOSFETs. These new electronic materials can also be used for ultra-low power memory application beyond existing DRAM thereby enabling technology for processor-in-memory and brain mimicking chips.
Our intent with this special issue was to consolidate the latest advances on advanced technology for ultra-low power electronic devices. The call for papers invited submissions that address advances in process technologies and materials, devices concepts using new materials, device design, measurements and electrical characterization, and modeling and simulations. The special issue begins with four invited papers to provide progress and perspective in the development of ultra-low power electronic devices. Jesus A. del Alamo, MIT, and Sorin Cristoloveanu, IMEP-LAHC, summarize recent progress and current directions in III-V FETs and sharp-switching devices, respectively, to lower the switching power in FETs. Tak Ning, IBM, considers SOI lateral bipolar transistors to reach ultra-low power system. Simon Deleonibus, CEA, LETI, discusses the challenge of energy and variability efficient era for ultra-low power system. The contributed papers are focused using material and process technology, device design, and simulation to address the power consumption in logic, memory and display devices. The special issue meets our goal of providing a consolidation of the latest advancements in ultra-low power electronic devices. The papers also show that this field is vital for future electronics. He is a Pioneer on low DC-power high-κ CMOS, high-κ planar Flash memory, high mobility Ge-On-Insulator, low AC-power 3D IC, high RF power asymmetric-MOSFET, Si THz devices, and resonant-cavity photo-detector. He has co-authored over 450 papers and seven highly cited papers.
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